State-of-the-art microfabricated ion traps for quantum information research are approaching nearly one hundred control electrodes. We report here on the development and testing of a new architecture for microfabricated ion traps, built around ball-grid array (BGA) connections, that is suitable for increasingly complex trap designs. In the BGA trap, through-substrate vias bring electrical signals from the back side of the trap die to the surface trap structure on the top side. Gold-ball bump bonds connect the back side of the trap die to an interposer for signal routing from the carrier. Trench capacitors fabricated into the trap die replace area-intensive surface or edge capacitors. Wirebonds in the BGA architecture are moved to the interposer. These last two features allow the trap die to be reduced to only the area required to produce trapping fields. The smaller trap dimensions allow tight focusing of an addressing laser beam for fast single-qubit rotations. Performance of the BGA trap as characterized with 40 Ca + ions is comparable to previous surface-electrode traps in terms of ion heating rate, mode frequency stability, and storage lifetime. We demonstrate two-qubit entanglement operations with 171 Yb + ions in a second BGA trap.
I. INTRODUCTION
Trapped atomic ions are a leading platform in quantum information research, offering the advantages of precise optical manipulation and long qubit coherence times. The transport architecture proposed for scalable trapped-ion quantum computing 1 requires a complex system in which large numbers of ions are shuttled to various locations in the trap structure. Towards this goal, microfabrication techniques have enabled miniaturization of ion traps 2 that allow for the incorporation of arrays of microfabricated electrodes on a planar substrate (see, for example, Refs. [3] [4] [5] [6] [7] [8] [9] ). In the typical trap, surface electrode structures are fabricated on a thin chip that sits atop a commercial ceramic pin-grid array (CPGA) carrier. To supply DC trapping potentials for each electrode, pads on the CPGA are wirebonded to pads on the trap chip. Capacitors on the surface of the chip or bonded at the perimeter of the carrier are used to filter out radio frequency (RF) pickup on the electrodes.
Existing fabrication techniques will limit scaling surface-electrode ion traps far beyond those in use today. Recent trap designs have grown to incorporate nearly 100 DC control electrodes 9 . For linear traps with as few as 50 electrodes 10 , the capacitors and bond pads can consume a majority of the overall trap chip area and perimeter, strongly constraining the layout of electrode structures and DC/RF lead traces. Wirebonds must be carefully arranged to minimize obstructions to laser access, as beams for trapping and qubit manipulation must interact with ions confined ≈ 100 µm above the chip surface. The a) Electronic mail: nicholas.guise@gtri.gatech.edu large periphery (non-trap area) of the trap die presents geometric limitations to focusing these lasers onto the ion while maintaining the narrow beam waists preferred for operations such as addressing individual ions in a chain or driving hyperfine Raman transitions [11] [12] [13] . For example, a 729 nm beam for single qubit addressing, focused to a waist of 3.4 µm as in Ref. 11 , has a Rayleigh range of 0.05 mm and would diverge to a beam radius of 100 µm within 1.5 mm, incompatible with existing traditional surface trap dimensions. Novel trap architectures remove portions of the trap in several dimensions but are still constrained by wirebonds along two edges 14 .
We demonstrate here a new architecture for microfabricated ion traps, built around ball-grid array (BGA) connections. The BGA design ( Fig. 1 ) mitigates scalability concerns related to the capacitors and wirebond connections, providing a flexible architecture for traps of increased complexity. Electrodes in the BGA trap are connected with through-substrate vias (TSVs) to pads on the back side of the trap die. Gold-ball bump bonds then connect these back-side pads to traces on an interposer. The interposer is wirebonded to a CPGA carrier for signal routing. The 100-pin Kyocera CPGA used here is compatible with our existing test setups; alternate carriers would require only a redesign of the relatively simple interposer, rather than modifications to the trap chip itself. Trench capacitors are fabricated into the trap die, similar to a proposal in Ref. 15 , reducing the trap die area by a factor of thirty over traps with planar capacitors. Filter capacitors located at the edge of the CPGA would be less effective in this architecture, due to distance from the trap. With the wirebond connections relocated to the interposer, the surface of the BGA trap chip remains unobstructed for laser access. Gold is utilized for the electrode surfaces, minimizing oxide formation which is a potential source of charging and stray fields in surface electrode traps. A re-entrant metallization profile screens any trapped charge that might accrue on dielectric surfaces 15, 16 . Details of the BGA trap fabrication process are provided in Section II.
We characterize the BGA trap by loading single and multiple 40 Ca + ions. Performance of the trap is comparable to previous microfabricated surface traps in terms of ion heating rate, axial mode stability, and storage lifetime for one and two trapped ions 10, [17] [18] [19] . We take advantage of the reduced trap die size and improved optical access to demonstrate tighter focusing of a 729 nm laser beam with resulting speedup in single-qubit rotation rates. Results from the BGA ion trap testing are presented in Section III. We present in Section IV an initial demonstration of two-qubit entanglement with 171 Yb + ions in a second BGA trap.
II. FABRICATION

A. Overview
The BGA trap includes 48 trench capacitors and 48 TSVs connected to a total of 48 DC electrodes. A schematic cross section of the BGA trap is shown in Figure 2 , highlighting the metal and insulator layers, trench capacitors, and TSVs. The trap die is bonded to an interposer (Sec. II B 2), which serves to elevate the trap above the carrier for improved laser access and to route electrical connections from the package to the trap die.
B. Processing Details
Trap Die Fabrication
The process for making the trap die begins with a 500 µm-thick p++ (heavily boron-doped) silicon wafer with a resistivity of 0.001 − 0.005 Ω·cm. The key fabrication steps are described below.
(i) Making TSVs: Figure 3 shows the complete process for forming the TSVs. Scanning electron microscope (SEM) images of the TSV features are shown in Fig.  4 . The outlines for the TSVs are patterned with donutshaped features and etched ≈ 340 µm into the wafer using a Deep Reactive Ion Etch (DRIE) tool (Fig. 3, step 1) . The side and bottom walls of the TSVs are oxidized in a thermal oxidation furnace to a thickness of 1.5 µm (step 2). The trenches are filled with ≈ 6 µm of highly conductive p++ polysilicon, completely sealing the tops of the holes (step 3). A Chemical Mechanical Polish (CMP) is performed from the front side to expose the original bulk silicon wafer (step 4). Much later in the fabrication process (after front-side metallization), a back-side CMP operation (step 5) reduces the wafer thickness to 300 µm and exposes the TSV donut. The TSV resistances are 40 ± 2 Ω, with breakdown voltages in excess of 380 V, above the range of the test equipment used.
(ii) Making Trench Capacitors: Fabrication of the trench capacitors begins with DRIE of trenches arranged in concentric rings around the TSVs, 55-70 µm into the silicon wafer. Thermal oxide of thickness 60 nm is grown on the sidewalls of the trenches. The trenches are then filled with p++ polysilicon. CMP is performed on the wafer surface until the bulk silicon wafer is exposed. Finally, 0.5 µm of thermal SiO 2 is grown to consume CMP damage. Figure 5 shows SEM images at various stages of trench capacitor fabrication. At the end of trench capac- itor processing (Fig. 5d) , the trench capacitors remain electrically isolated from the TSVs by a thin oxide layer.
We measure capacitance values of 103.5±1.2 pF for the 48 trench capacitors on a trap die. Capacitance values in the final packaged trap increase to 118 ± 3 pF, with variation dominated by differences in the lengths and widths of lead traces and electrodes. Typical breakdown voltage for a trench capacitor is ≈ 18 V, determined by testing 100 capacitors on a test wafer.
(iii) Making Ohmic Contacts to TSVs and Trench Capacitors: Once the trench capacitors and TSVs have been formed, a 1.0 µm layer of chemical vapor deposition (CVD) SiO 2 is deposited on top of the wafers. A layer of photoresist is patterned connecting the TSV cores and radial arms of the trench capacitors. The wafers are then etched using a RIE (Reactive Ion Etch) process.
Once the underlying silicon has been reached, we form a platinum silicide layer, creating ohmic contacts on the tops of the trench capacitors and TSV cores. Front-side metallization, described below, then makes the electrical connection between each TSV and its associated trench capacitor. After M3 is patterned, a > 2 hour RIE step anisotropically removes exposed SiO 2 by etching in the vertical direction. A 3 µm BOE (Buffered Oxide Etch) process then etches the SiO 2 laterally, leaving overhanging metal features which aid in screening dielectric from laser light during trap operation and which shield the ion to some extent from stray fields caused by trapped charge on the dielectrics.
On the back side of the trap die ( Fig. 6 ), 48 silicided contacts make electrical connections to the cores of the TSVs and to bond pads; 28 contacts make ground connections to the bulk silicon part of the die. Gold and tin are deposited on the bond pads for gold/tin eutectic solder-bonding to the interposer (Sec. II C).
(v) Making Loading Slots: Slots in the trap die allow passage of a thermal flux of neutral atoms for ion loading (Sec. III A). The loading slot is coated with gold to minimize the potential for charge build-up. The etch that defines the loading slots also opens up the perimeters of each die so that the die are singulated (separated from one another and from the bulk wafer). a completed trap die after it has been removed from its carrier wafer. 500 μm Figure 7 . Trap die ready to be bonded to an interposer.
Interposer Processing
The interposer is a separate die (1 cm × 1 cm by 1.3 mm-thick) whose purpose is to elevate the trap die above the rim of the package and to carry electrical signals from the package to the trap die. Signals are routed on two metal layers, each 1.7 µm Au with Ti and Pt adhesion/barrier layers above and below. Top and bottom ground layers (1.7 µm Au) provide electrical shielding. Slots for ion loading are DRIE-etched 300-350 µm into the front side of the interposer wafer and 1000 µm in from the back side, meeting to create a continuous opening that aligns with the loading slot in the trap die. Appendix A 2 provides details of the interposer fabrication process.
C. Assembly
For final assembly of the ion trap, we bond together the separately fabricated trap die and interposer, then package the combined unit into a CPGA carrier. A conventional gold ball bonder, programmed to leave short bond wires (≈ 75 µm from base to tip), attaches gold studs to the bond pads on top of the interposer (Fig.  8a) . With the gold studs as interconnects, the trap die is bonded with a solder-reflow process to the interposer with previously deposited gold and tin layers acting as a gold/tin eutectic solder. A separate layer of gold studs is placed on the base of the CPGA package, and the interposer (plus trap) is ultrasonically bonded to the CPGA. Wirebonds are then attached from the CPGA to the interposer (Fig. 8b) . One wire bond goes directly from the interposer to the trap die, providing a low-resistance routing for the trap RF signal. The final packaged trap is shown in Figure 1c .
III. TESTING A. Overview
We test the BGA trap by trapping 40 Ca + ions, using techniques discussed in Refs. 10, 20 . An oven located below the CPGA carrier supplies neutral Ca atoms which pass through the loading slots in the interposer and trap chip and are photoionized 60 µm above the trap surface. A potential V 0 cos (Ω RF t) is applied to the RF electrodes (Fig.  9) , where V 0 = 95 V and Ω RF = 2π × 55.14 MHz. This creates a ponderomotive pseudopotential which confines ions radially. Ions are confined axially by applying voltages to the DC electrodes and are transported by varying these voltages to translate the axial potential minimum. For the following measurements, the axial mode frequency (Sec. III B) is 1.0 MHz and the radial frequencies are 4.2 MHz and 3.7 MHz. The experiments described below are performed with the ion at z = 488 µm (see Fig. 9 ).
Ions are manipulated with laser light directed parallel to the trap surface. We use a 397 nm laser tuned near the 2 S 1/2 → 2 P 1/2 transition for Doppler cooling and state detection. Fluorescence is collected onto a charge-coupled device (CCD) camera and a photomultiplier tube. An 866 nm laser repumps ions out of the metastable 2 D 3/2 level. With the Doppler cooling beam on, the storage lifetime for a Ca + ion is several hours. With the Doppler cooling beam mechanically shuttered, the ion dark lifetime (50% average survival fraction) is 450 s for a single trapped ion (Fig. 10) .
By measuring shifts in the ion equilibrium position as the harmonic trapping potential is varied, we map out stray axial electric field strength E z over the length of the trap (Fig. 11) . We are able to trap and transport the ion within a 1.2 mm region. Stray fields near the load zone edge reach several hundred V/m but drop well below 100 V/m at a distance of 100 µm from the load slot. These axial stray fields are comparable to those measured in earlier surface-electrode traps 10,18,21 .
B. Motional Modes
To characterize the ion's secular frequencies, we investigate motional sidebands of the trapped ion around a motion-independent carrier frequency. The chosen carrier is an electric quadrupole transition, 2 S 1/2 , m s = −1/2 → 2 D 5/2 , m s = −1/2, with wavelength 729 nm. We apply a weak magnetic field of ≈ 3 gauss to split the Zeeman sublevels. The carrier frequency shifts in direct proportion to magnetic field strength; we use an active compensation coil, driven by feedback from a field probe near the trap, to null out slow B field drift including 60 Hz line noise. Fig. 12 shows the spectrum around our carrier transition. Various sidebands appear due to trapped ion motion relative to the driving laser field. Axial sidebands of 1st order (f z = 1 MHz) and 2nd order (f = 2f z ) are clearly resolved along with sidebands at the radial secular frequencies 4.2 MHz and 3.7 MHz. Axial mode stability is measured by repeatedly scanning over the axial red and blue sideband transitions (labeled "1st axial" in Fig. 12 ). The axial mode frequency remains within a range of 200 Hz (0.02%) over three hours (Fig. 13 ). Small shifts of ≈ 100 Hz (0.01%) are observed due to ion reload events, which may result from charging of the trap surface by the loading beams. These reload shifts typically decay on a timescale of 5-10 minutes.
We use the average phonon occupation numbern in the axial mode to determine ion heating rates. For low temperatures,n may be measured by comparing strengths of the 1st axial red and blue sidebands; i.e.n = x/(1 − x) where x = I red /I blue is the ratio of sideband strengths 22 . The ion is sideband cooled ton ≈ 0.25, then allowed to sit without any cooling for a controlled duration. Follow- ing the delay,n is remeasured to determine the heating. Results of this measurement are shown in Fig. 14 . A weighted linear fit to the data gives a heating rate of 0.21(1) quanta/ms. To check for additional heating due to ion transport, we repeat the experiment with continuous transport of the ion during the delay time. The transport rate is 0.3 m/s over a 300 µm region of the trap (round trips between z = 488 µm and z = 788 µm). Transport of the ion in this manner does not affect the measured heating rate within our measurement uncertainty (blue points and fit in Fig. 14) . The corresponding frequency-scaled electric field noise density, ωS E (ω) ≈ 9 × 10 −6 V 2 /m 2 , is comparable to previous traps with similar ion-electrode separation 17 . 
C. Multiple Ions
We load multiple-ion chains in a single potential well (Fig. 15) . After calibrating transport waveforms to correct for stray electric fields in the z direction (Fig. 11) , we reliably co-transport multiple ions out of the load slot to our experiment zone at z = 488 µm. Transport success rates are near 100% for co-transport of two or three ions at speeds of 0.33 m/s or slower.
20 μm Figure 15 . Fluorescence images in the loading zone of one to six trapped ions.
In the experiment zone, the two-ion storage lifetime is typically 1-2 hours with Doppler cooling and 35 seconds without (Fig. 10) . Note that for a two-ion chain we define lifetime by the loss of either ion. The two-ion center-of-mass (COM, f z = 1.0 MHz) and stretch (f = 1.73 MHz) axial sidebands are identified in Fig. 16 . In preparation for two-qubit operations, we sideband cool both axial modes to near the motional ground state,n < 0.5 quanta in each mode. 
D. Beam Focusing
A key advantage of the BGA architecture is the possibility to focus laser beams more tightly on the ion. Tighter focus of a gate beam can speed up qubit rotation times by increasing intensity at the ion while also reducing crosstalk to neighboring ions. A focused Gaussian beam will diverge in inverse proportion to ultimate beam waist; that is, a beam tightly focused above the trap surface will exhibit large angular spread as it enters and exits the trapping region. The dimensions of the trap chip and carrier thus impose a limit on how tightly we may focus the beam before scattering off some surface enroute.
We use various lens combinations to focus our 729 nm gate beam onto the trapped ion. The carrier Rabi rate for single qubit rotations is proportional to the amplitude of the driving electric field (square root of laser intensity) at the ion. The laser beam profile is measured by translating the ion while holding the 729 nm laser fixed and measuring the associated Rabi frequency; beam waist radius is defined as the 1/e 2 half-width of intensity profile. Results for four different beam waists are shown in Fig.  17 . The 729 nm beam is incident at 45
• to the trap axis, giving rise to a factor of √ 2 between the physical beam waists and the effective beam waists as measured by this technique. We model these results by measuring the collimated input beam with a beam profiler, then treating the focusing lenses as ideal optical elements to calculate effective beam waists at the ion. The tightest waist shown in Fig. 17 represents the approximate limit of beam focusing over the BGA trap; at 8 µm waist our model indicates the beam will begin to clip on the CPGA carrier edge, resulting in a loss of a few percent of the beam power (Table I) . Deviations from the Gaussian fit are evident in the wings of the 8 µm beam (green) in Fig.  17 , indicating beam distortion. Beam waists of 10 µm or larger, meanwhile, are predicted to experience less than 1% power loss due to scattering. For comparison, the ion separation distance for two co-trapped ions is roughly 6 µm. As shown in Table I , such tight beam focusing far exceeds what could be achieved with the same optics in a previous GTRI trap design with larger trap chip area.
IV. ENTANGLING GATES
Two qubit entangling gates in Ca + are highly sensitive to magnetic field noise in the laboratory. Subsequent to the Ca + testing (Sec. III), we trapped 171 Yb + in a second BGA trap (see Refs.
23,24 and references therein for details on 171 Yb + ). The F = 0, m F = 0 to F = 1, m F = 0 clock transition of 171 Yb + is magnetic field insensitive at zero field and these states serve as our |0 and |1 qubit states, respectively. We trap pairs of qubits at z = 548 Starting in the |00 state, we implement a Mølmer-Sørensen gate 28 on the 1.7 MHz radial mode to entangle the two ions into the state (|00 − i |11 )/ √ 2. Figure 18 shows the population evolution during the entan-gling gate. It also shows the parity signal at a gate time of 50 µs as a function of the phase of a subsequent π/2 pulse on the carrier transition. Following Ref.
29 , the resulting two qubit entanglement fidelity is 93(2)%.
V. SUMMARY AND CONCLUSIONS
A ball-grid array architecture offers significant improvements in size and scalability for microfabricated ion traps. Trench capacitors fabricated into the trap die replace surface filter capacitors, providing a 30× reduction in trap die area over traps with planar capacitors. Through-substrate vias connect the electrodes to pads on the back side of the trap die, eliminating wirebonds from the trap surface. The trap die is bump-bonded to a separate interposer chip for signal routing to a CPGA carrier. Optical access to a trapped ion is improved by the reduced BGA trap chip area and the absence of wirebond obstructions, allowing tighter focusing of laser beams for qubit operations and addressing.
BGA ion trap performance is characterized with 40 Ca + ions. We measure stray axial electric fields, motional mode stability, heating rate with and without ion transport, and dark lifetimes for one and two ions. By all measures, the BGA trap equals or exceeds results from earlier GTRI surface-electrode traps fabricated with aluminum electrodes and standard wirebonding 10, 18 and the heating rate is competitive with most microfabricated traps from other groups 30 . We demonstrate focusing of an addressing 729 nm laser beam to a waist of ≈ 8 µm, approaching the separation distance for two co-trapped ions, with minimal power loss due to scattering off trap surfaces. Further improvements in ion addressing could be obtained with cylindrical optics to tighten focus along the trap axis while maintaining beam divergence in the vertical direction relevant to scattering loss. In a second BGA trap, we demonstrate a Mølmer-Sørensen gate with 93% entanglement fidelity, enabled by tight focusing of 355 nm Raman beams onto a pair of 171 Yb + ions.
The BGA architecture extends readily to traps of increasing complexity. BGA techniques could simplify fabrication of intricate junction traps, such as the NIST Racetrack 31 and Sandia MUSIQC Circulator 32 , which feature rings of RF rails encircling isolated islands of control electrodes; in such designs it becomes impossible to route leads to all electrodes on a single metal layer. BGA interposer design is flexible and easily modified for signal routing from carriers other than the standard CPGA presented here. The BGA architecture could be integrated with recently demonstrated in-vacuum electronics 18 to produce ion traps with significantly larger numbers of electrodes at manageable physical size. The bottom-most metal layer (M1) is a 1.5 µm-thick layer of gold surrounded below by a TiW/Pt adhesion/diffusion barrier and above by a Ti adhesion layer. At the locations of TSVs, M1 is patterned into 50 µm-diameter discs that are separated from the ground plane by 5 µm gaps. The discs are connected to the TSVs below through contacts and to the above metal layer (M2) by vias. The dielectric between the TSVs and M1 is 1.5 µm thick; the dielectric between M1 and M2 is 10 µm thick. Vias in the second dielectric are formed by thermally sloping photoresist and etching the vias in a recipe that transfers the slope into the SiO 2 .
M2 forms the trap DC and RF electrodes. M2 is 1.5 µm of gold with 30 nm of Ti above and below to ensure good adhesion to the SiO 2 dielectric. After M2 has been patterned, CVD SiO 2 is deposited over the entire wafer, and a CMP operation is performed to remove most of the topography associated with M2 and the M1-to-M2 vias. After CMP an additional layer of 1.5 µm of TEOS SiO 2 is deposited.
The last metal layer (M3) is also 1.5 µm of gold. A via is etched through the 3.5 µm SiO 2 prior to 3rd metal deposition. A via plug (also 3.5 µm thick) is used to fill the via and thereby improve the planarity of the 3rd metal surface. There is minimal print-through into M3 of features other than the via plugs. A temporary layer of Ti and Pt protects M3 during the subsequent oxide etch.
Interposer Fabrication
The process for making the interposer involves 9 individual steps, summarized below:
1. 1st metal: 1st metal forms a uniform ground plane beneath the signal carrying lines. 1st metal is 1.7 µm of Au, with Ti and Pt adhesion/barrier layers above and below. A blanket layer of 4 µm of SiO 2 is deposited above.
2. 2nd metal: 2nd metal, also 1.7 µm of Au surrounded by Ti and Pt, carries electrical signals from the interposer to the trap region. A blanket layer of 6 µm of SiO 2 is deposited above.
3. 1st via: The 1st via process etches holes through the SiO 2 dielectric down to the metal layer beneath. In cases where there is a 2nd metal feature under the via, the etch stops on 2nd metal. Otherwise the etch continues down to 1st metal (ground).
4. 3rd metal: 3rd metal (1.7 µm Au) carries electrical signals to 2nd metal from the edges of the interposer. A blanket layer of 3 µm of SiO 2 is deposited above.
5. 2nd via: 2nd via opens up holes though the 3 µm of SiO 2 down to 3rd metal. Holes near the perimeter of the interposer expose 3rd metal pads for wirebonding to the package. Holes near the center of the interposer expose 3rd metal pads for solderbonding to the trap die.
6. 4th metal: 4th metal (1.7 µm Au) is primarily a ground plane, with additional metal pads at the locations of 2nd vias to create larger areas for solder connections to the trap die.
7. Bond pads: An additional layer of metal is deposited, with thickness and properties optimized for bonding.
8. Front-side loading slots: Holes for the ion loading slots are DRIE-etched 300-350 µm into the front side of the wafer.
9. Back-side loading slots: Holes for the ion loading slots are DRIE-etched 1000 µm in from the back side of the wafer, meeting the front-side loading slot holes 300 µm from the front surface of the interposer to create a continuous opening.
